Gate array

Results: 1402



#Item
691Hardware emulation / Functional verification / Logic simulation / Verification and validation / Field-programmable gate array / Application-specific integrated circuit / Verification / Electronic engineering / Digital electronics / Systems engineering

Verification of System LSIs for Image Processing  Yoshihiko Hayashi  Noriyuki Ikuma

Add to Reading List

Source URL: www.fujitsu.com

Language: English - Date: 2013-02-06 07:16:32
692Digital geometry / Mathematical morphology / Digital electronics / Electronic design automation / Nios II / Field-programmable gate array / Clock gating / Gating / Low-power electronics / Electronic engineering / Electronics / Electromagnetism

Microsoft Word - str_108-112.doc

Add to Reading List

Source URL: www.radioeng.cz

Language: English - Date: 2010-04-10 06:56:21
693Digital electronics / Integrated circuits / Standard cell / Field-programmable gate array / Logic optimization / Retiming / Physical design / Logic synthesis / Placement / Electronic engineering / Electronic design automation / Electronic design

Magic: An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification System Alan Mishchenko Niklas Een Robert Brayton Stephen Jang Maciej Ciesielski

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2010-03-19 22:25:46
694Digital electronics / Integrated circuits / Electronic design / Field-programmable gate array / Xilinx / Logic synthesis / Application-specific integrated circuit / Placement / Static timing analysis / Electronic engineering / Electronics / Electronic design automation

SmartOpt: An Industrial Strength Framework for Logic Synthesis Stephen Jang, Dennis Wu, Mark Jarvin Billy Chan, Kevin Chung Xilinx Inc. {sjang,wudenni,mjarvin,billy,kevinc}@xilinx.com

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-12-17 22:28:43
695Scientific method / Protocol / Experiment / Scientific control / Science / Field-programmable gate array / Design of experiments

OPS-SAT Experimenter Information Eligibility criteria Experiment ideas will be considered acceptable by ESA if one of the following criteria is met: [removed].

Add to Reading List

Source URL: esamultimedia.esa.int

Language: English - Date: 2013-03-11 12:17:11
696Graph connectivity / Field-programmable gate array / Connectivity / Directed acyclic graph / And-inverter graph / Cut / Graph theory / Electronic engineering / Diagrams

WireMap: FPGA Technology Mapping for Improved Routability Stephen Jang, Billy Chan, Kevin Chung Alan Mishchenko

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-02-25 08:02:45
697Field-programmable gate array / Computer hardware / Electronic engineering / Computing / Graphics processing unit / GPGPU / Graphics hardware / Virtual reality

FMV Sensorsymposium 2014, Stockholm[removed]Professor Fredrik Bruhn, PhD [removed] [removed] © Bruhnspace AB[removed].

Add to Reading List

Source URL: www.fmv.se

Language: English - Date: 2014-10-15 09:36:06
698Field-programmable gate array / Monte Carlo methods in finance / Parallel computing / Logic simulation / Monte Carlo method / Accelerator / Simulation / Hardware description language / Digital electronics / Electronic engineering / Logic design

Paper formatting guidelines for FPL 2005 proceedings

Add to Reading List

Source URL: www.automatedtrader.net

Language: English - Date: 2008-04-02 15:55:41
699Electronic engineering / OpenCL / Field-programmable gate array / Altera / Parallel computing / MD5 / Kernel / Password cracking / Brute-force attack / GPGPU / Computing / Software

FPGA performances in Cryptography Performance analysis of different cryptographic algorithms implemented in an FPGA Final Report Lubos Gaspar

Add to Reading List

Source URL: publications.jrc.ec.europa.eu

Language: English - Date: 2015-01-23 20:51:10
700Negated AND gate / XNOR gate / NOR gate / OR gate / Logic family / AND gate / Series / Programmable Array Logic / Logic gates / Electronic engineering / Electronics

Less is more when you design with configurable and combination logic By Daniel Jensen, Regional Marketing Manager, NXP Semiconductors Summary If you’d like to squeeze more functionality into less space, while simplifyi

Add to Reading List

Source URL: www.nxp.com

Language: English - Date: 2014-05-09 04:18:53
UPDATE